

Question No : 42 of 52

What is meant by “excitation inputs”?

Answer ( [Please click here to Add Answer](#) )




A rich text editor toolbar with various icons for file operations (new, open, save, print, search), editing (undo, redo, copy, paste, delete), and formatting (bold, italic, underline, bulleted list, numbered list). It also includes a font color selector, a text background color selector, and a character count display showing '100%'.

A general Sequential circuit consists of a combinational circuit and a memory element. The memory element is made of a set of  $n$  flip-flops all connected to a common clock. The  $n$  flip-flops store  $2^n$  states. The flip-flops change their current state to the next state on each clock transition. The next state is determined by the current state and the external input. The output of the State Machine is determined by the current state and external input. The inputs to the memory which allow the memory to change its state on a clock transition are known as excitation inputs or excitation variables.

Question No : 51 of 52

Marks: 5 (Budgeted Time 10 Min)

Given below is an incomplete circuit diagram of parallel in / serial out shift register, in which Q0, Q1, Q2, Q3, and Clock input are disconnected. Connect above mentioned connections in such a way that functionality of the given circuit is not affected.



Answer ( Please click here to Add Answer )

VuAnswers.com



Made by: Waqar Siddhu





Figure 34.8 4-bit Parallel In/Serial Out Shift register

Question No : 51 of 52

Draw a complete test vector table for a 3-bit up/down counter using the following information.

- X is excitation input (if X=0, counter counts upward and vice versa).
- When the Clear input is 0 the output is cleared to 000 irrespective of the X.
- When the Clear input is set to 1 counter functions normally.
- Clear, Clock and X are inputs for up-down counter.

Answer ( Please [click here](#) to Add Answer )



| Test Vector                         |    |      |               |
|-------------------------------------|----|------|---------------|
| ((Clock, Clear, X) -> [Q2, Q1, Q0]) |    |      |               |
| [.c.                                | .0 | .x.] | -> [0, 0, 0]; |
| [.c.                                | .1 | .0]  | -> [0, 0, 1]; |
| [.c.                                | .1 | .0]  | -> [0, 1, 0]; |
| [.c.                                | .1 | .0]  | -> [0, 1, 1]; |
| [.c.                                | .1 | .0]  | -> [1, 0, 0]; |
| [.c.                                | .1 | .0]  | -> [1, 0, 1]; |
| [.c.                                | .1 | .0]  | -> [1, 1, 0]; |
| [.c.                                | .1 | .0]  | -> [1, 1, 1]; |
| [.c.                                | .1 | .0]  | -> [0, 0, 0]; |
| [.c.                                | .1 | .1]  | -> [1, 1, 1]; |
| [.c.                                | .1 | .1]  | -> [1, 1, 0]; |
| [.c.                                | .1 | .1]  | -> [1, 0, 1]; |
| [.c.                                | .1 | .1]  | -> [1, 0, 0]; |

CS302 - Digital Logic & Design

|      |    |     |               |
|------|----|-----|---------------|
| [.c. | .1 | .1] | -> [0, 1, 1]; |
| [.c. | .1 | .1] | -> [0, 1, 0]; |
| [.c. | .1 | .1] | -> [0, 0, 1]; |
| [.c. | .1 | .1] | -> [0, 0, 0]; |

Table 36.3c Test Vector Definition of 3-bit Up/Down Counter

Question No : 49 of 52

Convert the following caveman numbers into decimal numbers, perform all the steps.

- a)  $\Omega\uparrow\Sigma$
- b)  $\uparrow\Delta\Delta\Sigma$

Answer ( Please [click here to Add Answer](#) )

A rich text editor toolbar with various icons for text formatting and editing. The toolbar includes options for bold (B), italic (I), underline (U), bulleted list, numbered list, link, unlink, and zoom (100%). The font is set to Arial and the size is 12.

| Decimal Number | Caveman Number   | Decimal Number | Caveman Number   |
|----------------|------------------|----------------|------------------|
| 0              | $\Sigma$         | 10             | $>\Sigma$        |
| 1              | $\Delta$         | 11             | $>\Delta$        |
| 2              | $>$              | 12             | $>>$             |
| 3              | $\Omega$         | 13             | $>\Omega$        |
| 4              | $\uparrow$       | 14             | $>\uparrow$      |
| 5              | $\Delta\Sigma$   | 15             | $\Omega\Sigma$   |
| 6              | $\Delta\Delta$   | 16             | $\Omega\Delta$   |
| 7              | $\Delta>$        | 17             | $\Omega>$        |
| 8              | $\Delta\Omega$   | 18             | $\Omega\Omega$   |
| 9              | $\Delta\uparrow$ | 19             | $\Omega\uparrow$ |
|                |                  | 20             | $\uparrow\Sigma$ |

Table 1.1 Decimal equivalents of the Caveman Numbers

Question No : 52 of 52

What is operational amplifier and how it can be used as an inverting amplifier? Write down the relation for its voltage gain.

Answer ( [Please click here to Add Answer](#) )



The image shows a rich text editor interface. At the top, there is a toolbar with various icons for text formatting (bold, italic, underline, strikethrough), alignment (left, center, right, justified), and other functions. Below the toolbar, there is a large empty text area for writing an answer. The interface is clean and professional, typical of a learning management system or a quiz platform.

**Operational Amplifier** is a linear amplifier which has two inputs (inverting and non-inverting) and one output. It has a high voltage gain, high input impedance and low output impedance. The Op-Amp amplifies the difference signal between its inverted and non-inverted inputs. Figure 44.6a

The Op-Amp is used as an inverting amplifier and as a comparator. When the Op-Amp is used as an inverting amplifier, the input signal is applied at its Inverted input through a series resistance  $R_i$ . The output of the Op-Amp is connected to the inverted input through a feedback resistance  $R_f$ . Figure 44.6b. The voltage gain of the Inverting Amplifier is given by the relation

$$V_{out}/V_{in} = - R_f/R_i$$

Question No : 51 of 52


Make block diagram of Rotate Left Operation of a shift register and explain its working.

Answer ( Please [click here to Add Answer](#) )

Normal Arial 12 B / U

**Answer:**

The serial output of the register is connected to the serial input of the register. By applying clock pulses data is shifted left. The data shifted out of the serial out pin at the left hand side is re-circulated back into the shift register input at the right hand side. Thus the data is rotated left within the register.




Rotate Left Operation



Question No : 46 of 52

Marks: 3 (Budgeted Time 6)

Following is an incomplete circuit of 3-bit Synchronous Down-counter, in which flip-flop 3 is left unconnected. Connect the 3<sup>rd</sup> flip-flop with flip-flop 2 in such a way that functionality of 3-bit Synchronous Down-counter is achieved.



Answer ( Please click here to Add Answer )

VuAnswers.com



Made by: Waqar Sid





Figure 27.4a

A 3-bit Synchronous Counter


Question No : 46 of 52

You are given the block diagram of 74HC190 integrated circuit of 4-bit synchronous up/down counter, Name the pins which are under red boxes.



Answer ( Please [click here](#) to Add Answer )

VuAns



Made 1




Figure 29.3 74HC190 4-bit Synchronous Up/Down Counter

Question No : 43 of 52

On the fifth clock pulse, a 4-bit Johnson sequence is  $Q_0 = 0$ ,  $Q_1 = 1$ ,  $Q_2 = 1$ , and  $Q_3 = 1$ . What will be the sequence after sixth clock pulse? (Assume  $Q_3$  represents the least significant bit)

Answer ( Please [click here](#) to Add Answer )

VuAn

The image shows a rich text editor window. The toolbar at the top includes icons for undo, redo, bold, italic, underline, text color, background color, bulleted list, numbered list, link, unlink, and a zoom dropdown set to 100%. Below the toolbar, there are dropdown menus for font face (Arial) and font size (12). The main area of the editor is empty. In the bottom right corner, the word "Made" is written in a stylized, cursive font.

| Clock Pulse | $Q_0$ | $Q_1$ | $Q_2$ | $Q_3$ |
|-------------|-------|-------|-------|-------|
| 0           | 0     | 0     | 0     | 0     |
| 1           | 1     | 0     | 0     | 0     |
| 2           | 1     | 1     | 0     | 0     |
| 3           | 1     | 1     | 1     | 0     |
| 4           | 1     | 1     | 1     | 1     |
| 5           | 0     | 1     | 1     | 1     |
| 6           | 0     | 0     | 1     | 1     |
| 7           | 0     | 0     | 0     | 1     |

Table 34.1 Sequence of states of a 4-bit Johnson Counter

Question No : 50 of 52

Marks: 5 (Budget)

You are given the block diagram of 74HC163 4-bit Synchronous Counter. Connect two 74HC163 4-bit Synchronous Counters to form a single Cascaded Decade Counter.



Answer ( Please click here to Add Answer )

VuAnswers.com



Made by: Waqar





Figure 28.2a 74HC163 4-bit Synchronous Counter

Question No : 43 of 52

How many bytes will be there in 32 K × 4 memory?

Answer ( Please [click here](#) to Add Answer )



A rich text editor toolbar with various icons for file operations (save, print, search), editing (undo, redo, link, unlink), and formatting (bold, italic, underline, text color, background color, bulleted list, numbered list, indent, outdent). The toolbar also includes a font face dropdown set to 'Normal', a font size dropdown set to '12', and a zoom level dropdown set to '100%'.

**HOW MANY BYTES WILL BE THERE IN 32 K X 4 MEMORY?**

**Answer:**

$$32 \times 1024 \text{ BYTES} \times 4 = 131072 \text{ BYTES}$$

Question No : 48 of 52

Draw the circuit diagram of operational amplifier used as an inverting amplifier.

Answer ( [Please click here to Add Answer](#) )





Figure 44.6a Op-Amp





Figure 44.6b Op-Amp as an Inverting Amplifier

What is meant by state assignment process?

Answer ( Please [click here](#) to Add Answer )



**Explain state assignment process.**

**Answer:**

Each state in a sequential circuit is identified by a unique combination of binary bits. Unless the output of the sequential is directly taken from the flip flop outputs such as counters, the states can be selected to allow minimum bit changes when changing from one state to the other.

Keeping the bits changes to minimum when changing from one state to the next which results in simpler combinational circuits that determine the next state.


Generally, the selection of State Assignment is based on the following guidelines.

- Choose an initial coded state into which the state machine (sequential circuit) can easily be forced to reset (000 or 111)
- Minimize the State Variables that change on each transition
- Maximize the number of state variables that don't change in a group of related states
- If there are unused states, then choose the best state variable combinations to achieve the first three goals.

**Question No : 45 of 52**

Draw the function table of an Half adder circuit.

**Answer ( [Please click here to Add Answer](#) )**



**Half-Adder Function Table**

The Half-Adder has a 2-bit input and a 2-bit output. The function table of the Half-Adder has two input columns representing the two single bit numbers A and B. The function table also has two output columns representing the Sum bit and Carry Out bit. Table 14.3

| Input |   | Output |           |
|-------|---|--------|-----------|
| A     | B | Sum    | Carry Out |
| 0     | 0 | 0      | 0         |
| 0     | 1 | 1      | 0         |
| 1     | 0 | 1      | 0         |
| 1     | 1 | 0      | 1         |

Table 14.3 Half-Adder Function Table

Draw the function table of Full adder circuit.

Answer ( [Please click here to Add Answer](#) )



#### Full-Adder Function Table


The Full-Adder has a 3-bit input and a 2-bit output. The function table of the Full-Adder has three input columns representing the two single bit numbers A, B and the Carry In bit. The function table also has two output columns representing the Sum bit and Carry Out bit. Table 14.4

| Input |   |             | Output |           |
|-------|---|-------------|--------|-----------|
| A     | B | Carry In(C) | Sum    | Carry Out |
| 0     | 0 | 0           | 0      | 0         |
| 0     | 0 | 1           | 1      | 0         |
| 0     | 1 | 0           | 1      | 0         |
| 0     | 1 | 1           | 0      | 1         |
| 1     | 0 | 0           | 1      | 0         |
| 1     | 0 | 1           | 0      | 1         |
| 1     | 1 | 0           | 0      | 1         |
| 1     | 1 | 1           | 1      | 1         |

Table 14.4 Full-Adder Function Table

Draw the next-state table of a 3-bit Up Counter.

Answer ( [Please click here to Add Answer](#) )




| Present State |       |       | Next State |       |       |
|---------------|-------|-------|------------|-------|-------|
| $Q_2$         | $Q_1$ | $Q_0$ | $Q_2$      | $Q_1$ | $Q_0$ |
| 0             | 0     | 0     | 0          | 0     | 1     |
| 0             | 0     | 1     | 0          | 1     | 0     |
| 0             | 1     | 0     | 0          | 1     | 1     |
| 0             | 1     | 1     | 1          | 0     | 0     |
| 1             | 0     | 0     | 1          | 0     | 1     |
| 1             | 0     | 1     | 1          | 1     | 0     |
| 1             | 1     | 0     | 1          | 1     | 1     |
| 1             | 1     | 1     | 0          | 0     | 0     |

**Table 28.1** Next-State Table for a 3-bit Up-Counter


Question No : 46 of 52

Following is an incomplete diagram. Name the gate which can be placed in red boxes A and B to configure 74HC161 as a Mod-9 counter.



Answer ( Please click here to Add Answer )

VuAr



Made






Figure 28.5a 74HC161 configured as Mod-9 counter

Question No : 50 of 52

You are given the Next-state table of a moor machine, using this information draw the state diagram of the machine.

| Present State |       |       | Next State |       |       |
|---------------|-------|-------|------------|-------|-------|
| $Q_2$         | $Q_1$ | $Q_0$ | $Q_2$      | $Q_1$ | $Q_0$ |
| 0             | 1     | 1     | 1          | 1     | 1     |
| 1             | 1     | 1     | 0          | 0     | 1     |
| 1             | 1     | 0     | 1          | 0     | 1     |

Answer ( [Please click here to Add Answer](#) )




Question No : 51 of 52

State table for a mealy machine is given below. Derive a state diagram for mealy machine from this state table.

| Present State | Next State |          |          |          | Output Z |          |          |          |
|---------------|------------|----------|----------|----------|----------|----------|----------|----------|
|               | XY<br>00   | XY<br>01 | XY<br>10 | XY<br>11 | XY<br>00 | XY<br>01 | XY<br>10 | XY<br>11 |
| A             | A          | C        | B        | C        | 0        | 1        | 0        | 1        |
| B             | B          | D        | C        | D        | 0        | 0        | 0        | 0        |

Answer ( Please click here to Add Answer )



| Present State | Next State |          |          |          | Output Z |          |          |          |
|---------------|------------|----------|----------|----------|----------|----------|----------|----------|
|               | XY<br>00   | XY<br>01 | XY<br>10 | XY<br>11 | XY<br>00 | XY<br>01 | XY<br>10 | XY<br>11 |
| A             | A          | C        | B        | C        | 0        | 1        | 0        | 1        |
| B             | B          | D        | C        | D        | 0        | 0        | 0        | 0        |
| C             | C          | A        | D        | A        | 0        | 0        | 0        | 0        |
| D             | D          | C        | A        | C        | 0        | 0        | 1        | 1        |

Table 38.13 State Table of a Mealy Machine





Figure 38.7 State Diagram of a Mealy Machine

Question No : 44 of 52

What is meant by Monotonicity of Digital-to-Analog converters?

Answer ( [Please click here to Add Answer](#) )



The image shows a rich text editor toolbar with various icons for text formatting and editing. The toolbar includes icons for bold, italic, underline, strikethrough, text color, background color, bulleted list, numbered list, link, unlink, and a search icon. The font is set to Arial, size 12, and the zoom level is 100%.

**4: What is meant by Non-Monotonicity of Digital to Analog converter?**

**Answer:- (Page 460)**

if the D/A converter outputs a lower voltage than its preceding output voltage the converter is said to exhibit non-monotonic behavior.

Draw a circuit diagram of flip-flop based static memory cell.

Answer ( [Please click here to Add Answer](#) )



cell which can store a binary 0 or 1 is shown in Figure 39.6.





Figure 39.6 Circuit diagram of a Static Memory Cell based on a flip-flop

**Question No : 41 of 52**

What is the basic function of a comparator?

**Answer ( [Please click here to Add Answer](#) )**




The basic function of a Comparator is to compare two binary quantities and to determine if the two quantities are equal. If the quantities are not equal then it has to determine which of the two quantities is greater than the other. Many Integrated Circuit Comparators have three outputs to indicate  $A=B$ ,  $A>B$  and  $A<B$ .

Question No : 47 of 52

Write down three characteristics of serial in / serial out 4-bit left shift register.

Answer ( Please [click here](#) to Add Answer )



**Question No: 37 ( Marks: 3 )**

Write down at least three characteristics of serial in / serial out 4-bit right shift register.

**Answer:**

A serial-in/serial-out shift register has a clock input, a data input, and a data output from the last stage. In general, the other stage outputs are not available. Otherwise, it would be a serial-in, parallel-out shift register.

The waveforms below are applicable to either one of the preceding two versions of the serial-in, serial-out shift register. The three pairs of arrows show that a three stage shift register temporarily stores 3-bits of data and delays it by three clock periods from input to output.

Explain at least two advantages of the circuit having low power consumption 3 marks

**Answer:**

**Power Dissipation**

Logic Gates and Logic circuits consume varying amount of power during their operation. Ideally, logic gates and logic circuit should consume minimal power. Advantages of low power consumption are circuits that can be run from batteries instead of mains power supplies. Thus portable devices that run on batteries use Integrated circuits that have low power dissipation.

Secondly, low **Power consumption** means less heat is dissipated by the logic devices; this means that logic gates can be tightly packed to reduce the circuit size without having to worry about dissipating the excess heat generated by the logic devices.

Share your feedback/comments at [pak.nchd@gmail.com](mailto:pak.nchd@gmail.com) to improve file|| [Back to TOP](#) || File Version v 11.02.02 published for Final Term